


Description

Features



- 40V, 135A
- $R_{DS(ON)}$ Typ = 1.65mΩ @ V_{GS} = 10V
- $R_{DS(ON)}$ Typ = 2.3mΩ @ V_{GS} = 4.5V
- Advanced Split Gate Trench Technology
- Excellent $R_{DS(ON)}$ and Low Gate Charge
- 100% UIS TESTED!
- 100% ΔV_{ds} TESTED!



Schematic Diagram

Application

- Load Switch
- PWM Application
- Power Management



Marking and Pin Assignment

Package Marking and Ordering Information

Device	Marking	Package	Outline	Reel Size	Reel (pcs)	Per Carton (pcs)
CRMGGGL0402B	CRMGGGL0402B	PDFN5x6-8L	TAPING	13"	5000	50000

Absolute Maximum Ratings (@ T_J = 25°C unless otherwise specified)

Symbol	Parameter	Value	Units
V_{DS}	Drain-to-Source Voltage	40	V
V_{GS}	Gate-to-Source Voltage	± 20	V
I_D	Continuous Drain Current $T_C = 25^\circ\text{C}$	135	A
	$T_C = 100^\circ\text{C}$	81	A
I_{DM}	Pulsed Drain Current ⁽¹⁾	540	A
E_{AS}	Single Pulsed Avalanche Energy ⁽²⁾	248	mJ
P_D	Power Dissipation $T_C = 25^\circ\text{C}$	66	W
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.9	°C/W
T_J, T_{STG}	Junction & Storage Temperature Range	-55 to 150	°C

Electrical Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D = 250\mu\text{A}, V_{GS} = 0\text{V}$	40	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 40\text{V}, V_{GS} = 0\text{V}$	-	-	1.0	μA
I_{GSS}	Gate-Body Leakage Current	$V_{DS} = 0\text{V}, V_{GS} = \pm 20\text{V}$	-	-	± 100	nA
On Characteristics						
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1.2	1.8	2.4	V
$R_{\text{DS(ON)}}$	Static Drain-Source ON-Resistance ⁽³⁾	$V_{GS} = 10\text{V}, I_D = 30\text{A}$	-	1.65	2.2	$\text{m}\Omega$
		$V_{GS} = 4.5\text{V}, I_D = 15\text{A}$	-	2.3	3	$\text{m}\Omega$
Dynamic Characteristics						
C_{iss}	Input Capacitance		-	3561	-	pF
C_{oss}	Output Capacitance	$V_{GS} = 0\text{V}, V_{DS} = 20\text{V}, f = 1\text{MHz}$	-	930	-	pF
C_{rss}	Reverse Transfer Capacitance		-	115	-	pF
Q_g	Total Gate Charge		-	50	-	nC
Q_{gs}	Gate Source Charge	$V_{GS} = 0 \text{ to } 10\text{V}$	-	9	-	nC
Q_{gd}	Gate Drain("Miller") Charge	$V_{DS} = 20\text{V}, I_D = 20\text{A}$	-	12.5	-	nC
Switching Characteristics						
$t_{d(on)}$	Turn-On DelayTime		-	18	-	ns
t_r	Turn-On Rise Time	$V_{GS} = 10\text{V}, V_{DD} = 20\text{V}$	-	26	-	ns
$t_{d(off)}$	Turn-Off DelayTime	$I_D = 20\text{A}, R_{\text{GEN}} = 6\Omega$	-	40	-	ns
t_f	Turn-Off Fall Time		-	28	-	ns
Drain-Source Diode Characteristics and Max Ratings						
I_S	Maximum Continuous Drain to Source Diode Forward Current		-	-	135	A
I_{SM}	Maximum Pulsed Drain to Source Diode Forward Current		-	-	540	A
V_{SD}	Drain to Source Diode Forward Voltage	$V_{GS} = 0\text{V}, I_S = 30\text{A}$	-	-	1.2	V
trr	Body Diode Reverse Recovery Time		-	60	-	ns
Qrr	Body Diode Reverse Recovery Charge	$I_F = 30\text{A}, di/dt = 100\text{A}/\mu\text{s}$	-	50	-	nC

Notes:

1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.

2. E_{AS} condition: Starting $T_J=25^\circ\text{C}$, $V_{DD}=20\text{V}$, $V_G=10\text{V}$, $R_G=25\text{ohm}$, $L=0.5\text{mH}$, $I_{AS}=31.5\text{A}$

3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 0.5\%$.

Typical Performance Characteristics

Figure 1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics





Figure 6: Capacitance Characteristics



Typical Performance Characteristics

Figure 7: Normalized Breakdown voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Drain Current vs. Case Temperature




Figure 11: Normalized Maximum Transient Thermal Impedance





Figure 12: Peak Current Capacity



Test Circuit





Figure 1: Gate Charge Test Circuit & Waveform





Figure 2: Resistive Switching Test Circuit & Waveform





Figure 3: Unclamped Inductive Switching Test Circuit & Waveform








Figure 4: Diode Recovery Test Circuit & Waveform

Package Mechanical Data(PDFN5x6-8L)



PKG	COMMON DIMENSION (MM)		
	MIN	TYP	MAX
SYMBOL			
A	6.000	6.100	6.200
B	4.875	4.900	4.925
b1	0.975	1.000	1.025
b2	0.246	0.254	0.262
C	5.775	5.800	5.825
D	1.245	1.270	1.295
d1	0.275	0.300	0.325
d2	0.375	0.400	0.425
E	1.725	1.775	1.825
E1	0.395	0.445	0.495
E2	3.425	3.475	3.525
E3	3.960	4.010	4.060

Important Notice

The information presented in datasheets is for reference only. CRM reserves the right to make changes at any time to any products or information herein, without notice.

Customers are responsible for the design and applications, including compliance with all laws, regulations and safety requirements or standards.

“Typical” parameters which provided in datasheets can vary in different applications and actual performance may vary over time. Customers are responsible for doing all necessary testing to minimize the risks associated with their applications and products.

 is a registered trademark of Wuxi CRM Microelectronics Co., Ltd.
Copyright ©2023 CRM Microelectronics Co., Ltd. All rights reserved.

Contact information

For more information, please visit: <http://www.crm-semi.tech>

For sales information, please send an email to: sales@crm-semi.com