


### Description

#### Features


- 20V, 0.8A
- $R_{DS(ON)}$  Typ = 111mΩ @  $V_{GS} = 4.5V$
- $R_{DS(ON)}$  Typ = 170mΩ @  $V_{GS} = 2.5V$
- Advanced Trench Technology
- Excellent  $R_{DS(ON)}$  and Low Gate Charge
- Lead Free
- ESD Protected: 2KV



Schematic Diagram

#### Application

- Load Switch
- PWM Application
- Power Management



Marking and Pin Assignment

#### Package Marking and Ordering Information

Device	Marking	Package	Outline	Reel Size	Reel (pcs)	Per Carton (pcs)
CRMLETU3134K	3134	SOT-723-3L	TAPING	7"	8000	320000

#### Absolute Maximum Ratings (@ $T_J = 25^\circ C$ unless otherwise specified)

Symbol	Parameter	Value	Units	
V <sub>DS</sub>	Drain-to-Source Voltage	20	V	
V <sub>GS</sub>	Gate-to-Source Voltage	±10	V	
I <sub>D</sub>	Continuous Drain Current	T <sub>A</sub> = 25°C	0.8	A
		T <sub>A</sub> = 100°C	0.48	A
I <sub>DM</sub>	Pulsed Drain Current <sup>(1)</sup>	3.2	A	
P <sub>D</sub>	Power Dissipation	T <sub>A</sub> = 25°C	0.16	W
R <sub>θJA</sub>	Thermal Resistance, Junction to Ambient <sup>(2)</sup>	801	°C/W	
T <sub>J</sub> , T <sub>STG</sub>	Junction & Storage Temperature Range	-55 to 150	°C	

### Electrical Characteristics ( $T_J = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
--------	-----------	------------	------	------	------	------

#### Off Characteristics

$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$I_D = 250\mu\text{A}, V_{GS} = 0\text{V}$	20	-	-	V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 20\text{V}, V_{GS} = 0\text{V}$	-	-	1.0	$\mu\text{A}$
$I_{GSS}$	Gate-Body Leakage Current	$V_{DS} = 0\text{V}, V_{GS} = \pm 10\text{V}$	-	-	$\pm 10$	$\mu\text{A}$

#### On Characteristics

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	0.4	0.65	1	V
$R_{DS(ON)}$	Static Drain-Source ON-Resistance <sup>(3)</sup>	$V_{GS} = 4.5\text{V}, I_D = 0.5\text{A}$	-	111	144	mΩ
		$V_{GS} = 2.5\text{V}, I_D = 0.3\text{A}$	-	170	221	mΩ

#### Dynamic Characteristics

$C_{iss}$	Input Capacitance	$V_{GS} = 0\text{V}, V_{DS} = 10\text{V},$ $f = 1\text{MHz}$	-	53	-	pF
$C_{oss}$	Output Capacitance		-	14	-	pF
$C_{rss}$	Reverse Transfer Capacitance		-	10	-	pF
$Q_g$	Total Gate Charge	$V_{GS} = 0 \text{ to } 4.5\text{V}$ $V_{DS} = 10\text{V}, I_D = 0.8\text{A}$	-	1	-	nC
$Q_{gs}$	Gate Source Charge		-	0.28	-	nC
$Q_{gd}$	Gate Drain("Miller") Charge		-	0.22	-	nC

#### Switching Characteristics

$t_{d(on)}$	Turn-On DelayTime	$V_{GS} = 4.5\text{V}, V_{DD} = 10\text{V}$ $I_D = 0.5\text{A}, R_{GEN} = 10\Omega$	-	2	-	ns
$t_r$	Turn-On Rise Time		-	19	-	ns
$t_{d(off)}$	Turn-Off DelayTime		-	10	-	ns
$t_f$	Turn-Off Fall Time		-	23	-	ns

#### Drain-Source Diode Characteristics and Max Ratings

$I_S$	Maximum Continuous Drain to Source Diode Forward Current	$V_{GS} = 0\text{V}, I_S = 0.8\text{A}$	-	-	0.8	A
$I_{SM}$	Maximum Pulsed Drain to Source Diode Forward Current		-	-	3.2	A
$V_{SD}$	Drain to Source Diode Forward Voltage		-	-	1.2	V

- Notes:
1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
  2.  $R_{\theta JA}$  is measured with the device mounted on a 1inch<sup>2</sup> pad of 2oz copper FR4 PCB
  3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 0.5\%$ .

## Typical Performance Characteristics

Figure 1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics





Figure 6: Capacitance Characteristics



## Typical Performance Characteristics

Figure 7: Normalized Breakdown voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Drain Current vs. Case Temperature




Figure 11: Normalized Maximum Transient Thermal Impedance





Figure 12: Peak Current Capacity



## Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform



Figure 2: Resistive Switching Test Circuit & Waveform







Figure 3: Unclamped Inductive Switching Test Circuit & Waveform



Figure 4: Diode Recovery Test Circuit & Waveform

### Package Mechanical Data(SOT-723-3L)




PKG	COMMON DIMENSION (MM)		
	SOT-723-3L		
SYMBOL	MIN	NOM	MAX
A	0.420	0.450	0.480
A1	0.100	0.110	0.120
b	0.230	0.250	0.280
c	0.180	0.200	0.235
D	1.150	1.200	1.300
E	0.750	0.800	0.850
L	1.170	1.200	1.240
e	0.750	0.800	0.850
Q	8°		

### Important Notice

The information presented in datasheets is for reference only. CRM reserves the right to make changes at any time to any products or information herein, without notice.

Customers are responsible for the design and applications, including compliance with all laws, regulations and safety requirements or standards.

“Typical” parameters which provided in datasheets can vary in different applications and actual performance may vary over time. Customers are responsible for doing all necessary testing to minimize the risks associated with their applications and products.

 is a registered trademark of Wuxi CRM Microelectronics Co. , Ltd.

Copyright ©2023 CRM Microelectronics Co. , Ltd. All rights reserved.

### Contact information

For more information, please visit: <http://www.crm-semi.tech>

For sales information, please send an email to: [sales@crm-semi.com](mailto:sales@crm-semi.com)