Description

N-channel Enhancement Mode Power MOSFET

Features

• 100V, 8A

 $R_{DS(ON)} < 130 \text{m}\Omega$ @ $V_{GS} = 10 \text{V}$ $R_{DS(ON)} < 160 \text{m}\Omega$ @ $V_{GS} = 4.5 \text{V}$


- Advanced Split Gate Trench Technology
- Excellent R_{DS(ON)} and Low Gate Charge

Applications

- Load Switch
- PWM Application
- Power Management

100% UIS TESTED! 100% ΔVds TESTED!










Marking and Pin Assignment



Schematic Diagram

Version: 1.0

Package Marking and Ordering Information

Device Marking	Device	Outline	Package	Reel Size	Reel(pcs)	Per Carton (pcs)
CRMKGL10130A	CRMKGL10130A	TAPING	TO-252-3L	13"	2500	25000

Absolute Maximum Ratings (@ T_C = 25°C unless otherwise specified)

Symbol	Parameter		Value	Units
V _{DS}	Drain-to-Source Voltage		100	V
V_{GS}	Gate-to-Source Voltage		±20	V
	Continuous Drain Current	T _C = 25°C	8	۸
I _D	Continuous Drain Current	T _C = 100°C	5	А
I _{DM}	Pulsed Drain Current (1)		32	А
E _{AS}	Single Pulsed Avalanche Energy (2)		6.25	mJ
P_{D}	Power Dissipation	T _C = 25°C	32	W
$R_{\theta JC}$	Thermal Resistance, Junction to Case		3.9	°C/W
T_J , T_{STG}	Junction & Storage Temperature Range		-55 to 150	°C



Electrical Characteristics (T_J = 25°C unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Off Cha	aracteristics					
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0V$ 100		-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 100V, V _{GS} = 0V	-	-	1.0	μА
I _{GSS}	Gate-Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	±100	nA
On Cha	aracteristics					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.0	1.65	2.5	V
	3)	$V_{GS} = 10V, I_D = 3A$	-	95.0	130.0	mΩ
$R_{DS(ON)}$	Static Drain-Source ON-Resistance ⁽³⁾	V _{GS} = 4.5V, I _D = 1A	-	120.0	160.0	mΩ
Dynam	ic Characteristics					
C _{iss}	Input Capacitance		-	200	-	pF
C _{oss}	Output Capacitance	$V_{GS} = 0V, V_{DS} = 50V,$ f = 1MHz	-	30	-	pF
C_{rss}	Reverse Transfer Capacitance	1 - 1101112	X-\	3	-	pF
Q_g	Total Gate Charge	V 04-40V		4	-	nC
Q_{gs}	Gate Source Charge	$V_{GS} = 0 \text{ to } 10V$ $V_{DS} = 50V, I_{D} = 3A$	<u></u>	0.9	-	nC
Q_{gd}	Gate Drain("Miller") Charge	V _{DS} = 30V, I _D = 3A	-	1.1	-	nC
Switch	ing Characteristics					
t _{d(on)}	Turn-On DelayTime		-	12.6	-	ns
t _r	Turn-On Rise Time	$V_{GS} = 10V, V_{DD} = 50V$	-	19	-	ns
$t_{d(off)}$	Turn-Off DelayTime	$I_D = 3A$, $R_{GEN} = 3\Omega$	-	20	-	ns
t _f	Turn-Off Fall Time) `	-	27.8	-	ns
Drain-S	Source Diode Characteristics and M	lax Ratings				
Is	Maximum Continuous Drain to Source Diode Forward Current		-	-	8	А
I _{SM}	Maximum Pulsed Drain to Source Diode Forward Current		-	-	32	Α
V _{SD}	Drain to Source Diode Forward Voltage	$V_{GS} = 0V, I_{S} = 3A$	-	-	1.2	V

Notes:

Version: 1.0

^{1.} Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.

^{2.} E_{AS} condition: Starting T_J =25C, V_{DD} =30V, V_G =10V, R_G =25ohm, L=0.5mH, I_{AS} =5A

^{3.} Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 0.5%.

Typical Performance Characteristics

Figure 1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics





Figure 6: Capacitance Characteristics





Typical Performance Characteristics

Figure 7: Normalized Breakdown voltage vs.
Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 11: Normalized Maximum Transient
Thermal Impedance




Figure 8: Normalized on Resistance vs.

Junction Temperature




Figure 10: Maximum Continuous Drian Current vs. Case Temperature





Figure 12: Peak Current Capacity





Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveform




Figure 3: Unclamped Inductive Switching Test Circuit& Waveform





Figure 4: Diode Recovery Test Circuit & Waveform

Version: 1.0



Package Mechanical Data(TO-252-3L)



SYMBOL	mm				
SIMBOL	MIN	NOM	MAX		
**	2. 20	2. 30	2. 38		
* A1	0.00	_	0. 15		
★ A2	0. 90	1.00	1. 10		
*b	0. 72	0. 78	0. 85		
b1	5. 23	5. 33	5. 46		
ъ2	4. 05	4. 20	4. 35		
* ъ3	0. 78	0. 85	0. 90		
*0	0. 47	0. 52	0. 55		
*D	6. 00	6. 10	6. 20		
D1	5. 40RBF				
*E	6. 50	6. 60	6. 70		
B1	4. 70	4. 83	4. 92		
**	2. 286BSC				
* H	9. 90	10. 10	10. 20		
*L	1. 40	1. 55	1. 70		
L1	2. 90RBF				
L3	0. 90	_	1. 20		
L4	0. 75	0. 85	0. 95		
L5	1. 70	1.80	1. 90		
L6	0. 00	0.06	0. 12		
0	0.	_	5		
81	5*	7*	9*		
82	5*	7*	9.		

Information furnished in this document is believed to be accurate and reliable. However, CRM Microelectronics Co., Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it.

Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, CRM complies with the agreement.

Products and information provided in this document have no infringement of patents. CRM assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

is a registered trademark of CRM Microelectronics Co. , Ltd. Copyright ©2023 CRM Microelectronics Co. , Ltd. Printed All rights reserved.

Version: 1.0